上海IC公司内部推荐- 单位招聘- 中国电子{dj0}开发网国内最{dj0}的开发者 ...企业库|免费b2b网站

上海IC公司内部推荐- 单位招聘- 中国电子{dj0}开发网国内最{dj0}的开发者 ...

Rank:

UID: 2044
帖子: 79
精华: 0
积分: 104
资产: 104 信元
发贴收入: 185 信元
推广收入: 0 信元
附件收入: 385 信元
下载支出: 715 信元
阅读权限: 10
在线时间: 66 小时
注册时间: 2003-12-20
{zh1}登录: 2010-5-13

Rank: Rank:

UID: 230448
帖子: 384
精华: 0
积分: 710
资产: 710 信元
发贴收入: 1945 信元
推广收入: 0 信元
附件收入: 0 信元
下载支出: 1285 信元
阅读权限: 30
在线时间: 35 小时
注册时间: 2008-5-14
{zh1}登录: 2010-5-13

Rank: Rank:

UID: 98941
帖子: 105
精华: 0
积分: 1588
资产: 1588 信元
发贴收入: 570 信元
推广收入: 0 信元
附件收入: 2105 信元
下载支出: 1155 信元
阅读权限: 30
在线时间: 94 小时
注册时间: 2007-4-5
{zh1}登录: 2010-5-13

Rank:

UID: 2044
帖子: 79
精华: 0
积分: 104
资产: 104 信元
发贴收入: 185 信元
推广收入: 0 信元
附件收入: 385 信元
下载支出: 715 信元
阅读权限: 10
在线时间: 66 小时
注册时间: 2003-12-20
{zh1}登录: 2010-5-13

ASIC Design Engineer . Shanghai
QUALIFICATION (DETAIL):
Education:
BS in Electrical/Electronics Engineering, MS preferred.
Experience:
.. 3 years experience with Verilog programming, logic synthesis and gate
timing. A proven record of delivering successful ASIC's to the market is
preferred.
.. One or more advantages as following are highly desirable: A strong
background in digital communication, signal processing and networking
protocols; IC Design experiences in wireless communications and audio
processing; Experiences with ARM/DSP, AHB bus and External interface
development.
.. Good communication skills in English.
.. Experience in Bluetooth chip design a plus
.. Must be proficient in RTL coding, logic synthesis, gate-level simulations.
.. Good knowledge of IC design backend flows.
.. Experiences in IC life-cycle from conception, design, verification,
top-level netlist with pads to tape-out, chip-testing and mass-production.
.. FPGA, PCB or embedded SW skill is a plus.
DESCRIPTION OF FUNCTION & RESPONSIBILITY:
The Digital Design Engineer will be responsible for designing our wireless and
SOC ASIC's. You will work closely with our architecture/algorithm engineers to
explore ideas for next generation products and then develop RTL to tern these
ideas into customer solutions.
.. Chip features specification and RTL design
.. Synthesis, verification, timing.
.. FPGA emulation, lab validation and debugging.

Rank:

UID: 2044
帖子: 79
精华: 0
积分: 104
资产: 104 信元
发贴收入: 185 信元
推广收入: 0 信元
附件收入: 385 信元
下载支出: 715 信元
阅读权限: 10
在线时间: 66 小时
注册时间: 2003-12-20
{zh1}登录: 2010-5-13

Digital Design Verification Engineer
DESCRIPTION OF FUNCTION & RESPONSIBILITY:
Develop reusable block-level and system-level ASIC testbenches using
Systemverilog
Develop new ASIC verification environments to support ASIC
development.
Maintain existing ASIC verification environments.
Define and develop application tests required to verify Asics meet
functional and performance goals.
Define and implement functional/code coverage plans.
Develop testing and regression methodologies for new verification flow.
Develop/maintain/enhance environment tools/scripts/makefiles.
EDUCATION:
Master's degree from first rate engineering schools is preferred.
EXPERIENCE:
Minimum of 3 years ASIC Verification experience in a product
development environment
Proven ASIC Design Verification skills
Rich experience with Specman or System Verilog
Digital verification experience on MIPS CPU/AXI/DDR Controller
Knowledge of data and telecommunication networking(IP/Ethernet)
Experience with one or more scripting languages: TCL, Perl, python
Superior debugging skills for large ASIC designs
Strong written and verbal communication skills
Adaptable to evolving customer requirement

郑重声明：资讯【上海IC公司内部推荐- 单位招聘- 中国电子{dj0}开发网国内最{dj0}的开发者 ...】由发布，版权归原作者及其所在单位，其原创性以及文中陈述文字和内容未经(企业库qiyeku.com)证实，请读者仅作参考，并请自行核实相关内容。若本文有侵犯到您的版权，请你提供相关证明及申请并与我们联系（qiyeku # qq.com）或【在线投诉】，我们审核后将会尽快处理。

—— 相关资讯 ——