AD808-622BR: 622 Mbps, Low Power 阿里巴巴bdtic的博客BLOG

AD808-622BR:  622 Mbps, Low Power, Post-Amp/Clock and Data Recovery IC

The provides the receiver functions of data quantization, signal level detect, clock recovery and data retiming for 622 Mbps NRZ data. The device, together with a PIN diode/preamplifier combination, can be used for a highly integrated, low cost, low power SONET OC-12 or SDH STM-4 fiber optic receiver.

AD808-622BR 特点
  • Meets CCITT G.958 Requirements for STM-4 Regenerator-Type A
  • Meets Bellcore TR-NWT-000253 Requirements for OC-12
  • Output Jitter: 2.5 Degrees RMS
  • 622 Mbps Clock Recovery and Data Retiming
  • Accepts NRZ Data, No Preamble Required
  • Phase-Locked Loop Type Clock Recovery-No Crystal Required
  • Quantizer Sensitivity: 4 mV
  • Level Detect Range: 10 mV to 40 mV, Programmable
  • Single Supply Operation: +5 V or –5.2 V
  • Low Power: 400 mW
  • 10 KH ECL/PECL Compatible Output
  • Package: 16-Lead Narrow 150 mil SOIC
AD808-622BR 功能框图

AD808 芯片订购指南

AD808-622BR 应用技术支持与电子电路设计开发资源下载
  1. . PDF(PDF 文件格式完整版)
  2. . PDF
  3. .PDF


无显示 无显示
郑重声明:资讯 【AD808-622BR: 622 Mbps, Low Power 阿里巴巴bdtic的博客BLOG】由 发布,版权归原作者及其所在单位,其原创性以及文中陈述文字和内容未经(企业库qiyeku.com)证实,请读者仅作参考,并请自行核实相关内容。若本文有侵犯到您的版权, 请你提供相关证明及申请并与我们联系(qiyeku # qq.com)或【在线投诉】,我们审核后将会尽快处理。
—— 相关资讯 ——